## FEATURES

## Low power operation <br> 5 V operation: <br> 1.0 mA per channel max @ 0-2 Mbps <br> 3.5 mA per channel max @ 10 Mbps <br> 31 mA per channel max @ 90 Mbps <br> 3 V operation: <br> 0.7 mA per channel max @ 0-2 Mbps <br> 2.1 mA per channel max @ 10 Mbps <br> 20 mA per channel max @ 90 Mbps <br> Bidirectional communication <br> 3 V/5 V level translation <br> High temperature operation: $105^{\circ} \mathrm{C}$ <br> High data rate: DC-90 Mbps (NRZ) <br> Precise timing characteristics: <br> 2 ns max. pulsewidth distortion <br> 2 ns max. channel-to-channel matching

High common-mode transient immunity: > $\mathbf{2 5} \mathbf{~ k V / \mu s}$
Output enable function
Wide body SOIC 16-lead package
Safety and regulatory approvals (pending)
UL recognition: $\mathbf{5 0 0 0}$ V rms for 1 minute per UL 1577
CSA component acceptance notice \#5A
VDE certificate of conformity
DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01
DIN EN 60950 (VDE 0805):2001-12;EN 60950:2000
$V_{\text {Iorm }}=848$ V peak
IEC 60601-1

## APPLICATIONS

General-purpose, high voltage, multichannel isolation Medical Equipment
Motor Drives
Power Supplies

## GENERAL DESCRIPTION


#### Abstract

The ADuM240x are four-channel digital isolators based on Analog Devices' $i$ Coupler ${ }^{\ominus}$ technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices. In comparison to the 2.5 KV ADuM140x product family, ADuM240x models have increased insulation thickness to achieve the higher 5.0 KV isolation rating.


By avoiding the use of LEDs and photodiodes, $i$ Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple, iCoupler digital interfaces and stable performance characteristics. The need for external drivers and other discretes is eliminated with these $i$ Coupler products. Furthermore, $i$ Coupler devices run at one-tenth to one-sixth the power consumption of optocouplers at comparable signal data rates.

The ADuM240x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see Ordering Guide). All ADuM240x models operate with the supply voltage of either side ranging from 2.7 V to 5.5 V , providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM240x provides low pulse width distortion (<2 ns for CRWZ grade), and tight channel-to-channel matching (<2 ns for CRWZ grade). Unlike other optocoupler alternatives, the ADuM240x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM2400 Functional Block Diagram


Figure 2. ADuM2401 Functional Block Diagram


Figure 3. ADuM2402 Functional Block Diagram

## ELECTRICAL CHARACTERISTICS—5 V OPERATION1

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All min/max specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$.

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI(O) |  | 0.50 | 0.53 | mA |  |
| Output Supply Current, per Channel, Quiescent | $\mathrm{ldDO}(\mathrm{O})$ |  | 0.19 | 0.21 | mA |  |
| ADuM2400, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{IDD1(0)}$ |  | 2.2 | 2.8 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{IDD2(0)}$ |  | 0.9 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{ImDI}_{\text {(10) }}$ |  | 8.6 | 10.6 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2}(10)$ |  | 2.6 | 3.5 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | ldD1(90) |  | 76 | 100 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | ldD22(90) |  | 21 | 25 | mA | 45 MHz logic signal freq. |
| ADuM2401, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | lodi(e) |  | 1.8 | 2.4 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{IDD2(0)}$ |  | 1.2 | 1.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| V ${ }_{\text {DD } 1}$ Supply Current | $\operatorname{lod} 1(10)$ |  | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2}(10)$ |  | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\mathrm{IDD1} 190$ |  | 62 | 82 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2(90) |  | 35 | 43 | mA | 45 MHz logic signal freq. |
| ADuM2402, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| VDD1 or V ${ }_{\text {DD } 2}$ Supply Current | IDD1(0), lod2(Q) |  | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbpss (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| VDD1 or VDD2 Supply Current | IDD1(10), ldD2(10) |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD1 } 1}$ or V ${ }_{\text {DD2 }}$ Supply Current | ldD1(90), ldD2(90) |  | 49 | 62 | mA | 45 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | Ila, lis, lic, $\mathrm{I}_{\mathrm{I},}, \mathrm{I}_{\mathrm{E} 1}, \mathrm{I}_{\mathrm{E} 2}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \leq V_{I A}, V_{I B}, V_{I C}, V_{I D} \leq V_{D D 1} \text { or } V_{D D 2}, \\ & 0 \leq V_{E 1}, V_{E 2} \leq V_{D D 1} \text { or } V_{D D 2} \end{aligned}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{H},}, \mathrm{V}_{\text {EH }}$ | 2.0 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL, }} \mathrm{V}_{\mathrm{EL}}$ |  |  | 0.8 |  |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {OAH, }} \mathrm{V}_{\text {OBH, }}$ | $\mathrm{V}_{\text {D1, }} \mathrm{V}_{\text {DD2 }}-0.1$ | 5.0 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  | $\mathrm{V}_{\mathrm{OCH}}, \mathrm{~V}_{\mathrm{ODH}}$ | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DO} 2}-0.4$ | 4.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \times}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | Voal, Vo8, |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\text {lxL }}$ |
|  | Voo, Vool |  | 0.04 | 0.1 | V | $\mathrm{l}_{\text {ox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{xL}}$ |

## Preliminary Technical Data

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM240xARW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | tphl, tple | 50 | 65 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulsewidth Distortion, $\mid t_{\text {th }}$ - tprl $\left.\right\|^{5}$ | PWD |  |  | 40 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PK }}$ |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tPSKCD/OD |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xBRW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | tpHL, tPLH | 20 | 32 | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulsewidth Distortion, $\mid t_{\text {PLH }}-$ tpHL $^{5}$ | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | ps $/{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 15 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tPskcd |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 6 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xCRW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  | 8.3 | 11.1 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 90 | 120 |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 18 | 27 | 32 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulsewidth Distortion, $\mid \mathrm{tpLH}^{-}$tphL ${ }^{5}$ | PWD |  | 0.5 | 2 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 3 |  | ps $/{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 10 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tPskco |  |  | 2 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tPskod |  |  | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHz }} \mathrm{t}_{\text {PLH }}$ |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzH, tpzL |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\%-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CMH| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{DD} 10022} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | $\mid C M L$ | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{IDDII}_{\text {( })}$ |  | 0.19 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | IDDo(D) |  | 0.05 |  | mA/Mbps |  |

See Notes on next page.

## NOTES

1 All voltages are relative to their respective ground.
2 Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on page 20 . See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total $I_{D D 1}$ and $I_{D D 2}$ supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.
3 The minimum pulsewidth is the shortest pulsewidth at which the specified pulsewidth distortion is guaranteed.
4 The maximum data rate is the fastest data rate at which the specified pulsewidth distortion is guaranteed.
$5 t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{\text {IX }}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{\mathrm{lx}}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{\text {ox }}$ signal.
$6 t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that will be measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
7 Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
$8 \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate than can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
9 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See Power Consumption section on page 19 for guidance on calculating perchannel supply current for a given data rate.

## ELECTRICAL CHARACTERISTICS—3 V OPERATION ${ }^{1}$

$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$. All min/max specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI(Q) |  | 0.26 | 0.31 | mA |  |
| Output Supply Current, per Channel, Quiescent | IDDo(Q) |  | 0.11 | 0.14 | mA |  |
| ADuM2400, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1(0) |  | 1.2 | 1.9 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | l DD2(0) |  | 0.5 | 0.9 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | ldDi(10) |  | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | ldD2(10) |  | 1.4 | 2.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1} 190$ |  | 42 | 65 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | ldD2(90) |  | 11 | 15 | mA | 45 MHz logic signal freq. |
| ADuM2401, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1(0) |  | 1.0 | 1.6 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{IDD2(0)}$ |  | 0.7 | 1.2 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | ldDi(10) |  | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| V $\mathrm{DD2} 2$ Supply Current | ldD2(10) |  | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | ldD1(90) |  | 34 | 52 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | ldD2(90) |  | 19 | 27 | mA | 45 MHz logic signal freq. |
| ADuM2402, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD1(0), lod2(Q) |  | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ or $V_{\text {DD2 }}$ Supply Current | ldD1(10), ldD2(10) |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD1(90), ldD2(90) |  | 27 | 39 | mA | 45 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $\mathrm{I}_{\mathrm{A} A}, \mathrm{I}_{\mathrm{l},}, \mathrm{I}_{\mathrm{IC}}$, $\mathrm{IID}_{\mathrm{I}}, \mathrm{IE}_{\mathrm{E}}, \mathrm{IE}_{\mathrm{E}}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $0 \leq V_{I A}, V_{I B}, V_{I C}, V_{I D} \leq V_{D D 1} \text { or } V_{D D 2},$ $0 \leq \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{EH}}$ | 1.6 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\mathrm{LL}}, \mathrm{V}_{\text {EL }}$ |  |  | 0.4 |  |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {OA- }} \mathrm{V}_{\text {O8, }}$, | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}-0.1$ | 3.0 |  | V | $\mathrm{l}_{\mathrm{lax}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  | $\mathrm{VOOH}^{\mathrm{V}} \mathrm{V}$ OOH | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\text {DD2 }}-0.4$ | 2.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{xH}}$ |
| Logic Low Output Voltages | Voal, $\mathrm{V}_{\text {OBL }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{xx}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
|  | Voa, Vool |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\text {IxL }}$ |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM240xARW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 1000 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | tphl, tpLH | 50 | 75 | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulsewidth Distortion, $\mid t_{\text {PLH }}-\mathrm{t}_{\text {PHL }}{ }^{5}$ | PWD |  |  | 40 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tPSKCD/OD |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xBRW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | tPHL, tPLH | 20 | 38 | 50 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulsewidth Distortion, $\mid \mathrm{tpLH}^{-}$t PHL ${ }^{5}$ | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tPSK |  |  | 22 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tPskco |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 6 | ns | $C_{L}=15 p F, C M O S$ signal levels |
| ADuM240xCRW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  | 8.3 | 11.1 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 90 | 120 |  | Mbps | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 | 34 | 45 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulsewidth Distortion, $\mid t_{\text {PLH }}-\mathrm{t}_{\text {PHL }}{ }^{5}$ | PWD |  | 0.5 | 2 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 3 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 16 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tpskco |  |  | 2 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | tPHz, tPLH |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzH, tpzL |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\%-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3 |  | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CMH| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\text {DDIDO2 }}, \mathrm{V}_{\mathrm{CM}}=1000 \mathrm{~V}$, transient magnitude $=800 \mathrm{~V}$ |
| Common Mode Transient Immunity at Logic Low Output ${ }^{8}$ | \| $\mathrm{CM}_{\mathrm{L}} \mid$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{IDDII}_{\text {(D) }}$ |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | Iodo(D) |  | 0.03 |  | mA/Mbps |  |

[^0]
## NOTES

1 All voltages are relative to their respective ground.
2 Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on page 20 . See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total $I_{D D 1}$ and $I_{D D 2}$ supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.
3 The minimum pulsewidth is the shortest pulsewidth at which the specified pulsewidth distortion is guaranteed.
4 The maximum data rate is the fastest data rate at which the specified pulsewidth distortion is guaranteed.
$5 t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{\text {Ix }}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{0 x}$ signal.
$6 t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that will be measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
7 Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
$8 \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate than can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
9 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See Power Consumption section on page 19 for guidance on calculating perchannel supply current for a given data rate.

## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION1

$5 \mathrm{~V} / 3 \mathrm{~V}$ operation: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V} .3 \mathrm{~V} / 5 \mathrm{~V}$ operation: $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All min/max specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.
Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI(Q) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.50 | 0.53 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.26 | 0.31 | mA |  |
| Output Supply Current, per Channel, Quiescent | Iodo(e) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.11 | 0.14 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.19 | 0.21 | mA |  |
| ADuM2400, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | IDD1(0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.2 | 2.8 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.2 | 1.9 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2(e) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.5 | 0.9 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.9 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1}(10)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 8.6 | 10.6 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 4.5 | 6.5 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2(10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.4 | 2.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.6 | 3.5 | mA | 5 MHz logic signal freq. |
|  |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1} 190$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 76 | 100 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 42 | 65 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2(90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 11 | 15 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 21 | 25 | mA | 45 MHz logic signal freq. |
| ADuM2401, Total Supply Current, Four Channels ${ }^{2} \mathrm{~F}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | IDD1(0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.8 | 2.4 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.0 | 1.6 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD2 }}$ Supply Current | IDD2(e) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.7 | 1.2 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.2 | 1.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| VDD1 Supply Current | $\operatorname{lod} 1(10)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 7.1 | 9.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.7 | 5.4 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2} 210)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.2 | 3.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 4.1 | 5.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | lodi(90) |  |  |  |  |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 62 | 82 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 34 | 52 | mA | 45 MHz logic signal freq. |
| $V_{\text {DD } 2}$ Supply Current | ldD2(90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 19 | 27 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 35 | 43 | mA | 45 MHz logic signal freq. |
| ADuM2402, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2(0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.9 | 1.5 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.5 | 2.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRWZ and CRWZ Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | $\operatorname{ldD1}(10)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2(10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 | 4.2 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 5.6 | 7.0 | mA | 5 MHz logic signal freq. |
| 90 Mbps (CRWZ Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{IDDI}_{(90)}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 49 | 62 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 27 | 39 | mA | 45 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | ldD2(90) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 27 | 39 | mA | 45 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 49 | 62 | mA | 45 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents |  $\mathrm{I}_{\mathrm{I},}, \mathrm{I}_{\mathrm{E} 1}, \mathrm{I}_{\mathrm{E} 2}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \leq V_{I A}, V_{V_{B},} V_{C C}, V_{I D} \leq V_{D D 1} \text { or } V_{D D 2} \\ & 0 \leq V_{E 1}, V_{E 2} \leq V_{D D 1} \text { or } V_{D D 2} \end{aligned}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\text {EH }}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  | 2.0 |  |  | V |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  | 1.6 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\mathrm{LL}}, \mathrm{V}_{\mathrm{EL}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  |  | 0.8 | V |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  |  | 0.4 | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\mathrm{OAH}} \mathrm{V}_{\mathrm{OBH}}$ $\mathrm{VOCH}_{\mathrm{O}}, \mathrm{V}_{\mathrm{OOH}}$ | $\mathrm{V}_{\mathrm{DD} 1} \mathrm{~N}_{\text {DD2 } 2}-0.1$ | $V_{D D 1}$ <br> $V_{D D 2}$ |  | V | $\mathrm{l}_{\text {ox }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $\mathrm{V}_{\text {DI }} \mathrm{N}_{\text {DD2 } 2-0.4}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD} 1} / \\ & \mathrm{V}_{\mathrm{DD} 2} \\ & -0.2 \end{aligned}$ |  | V | $\mathrm{lox}_{0}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | Voal $\mathrm{V}_{\text {OBL }}$ |  | 0.0 | 0.1 | V | $\mathrm{loxx}^{\text {a }}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{\text {IxL }}$ |
|  | Voa, $\mathrm{V}_{\text {OLI }}$ |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM240xARW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 50 | 70 | 100 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulsewidth Distortion, $\mid t_{\text {tLH }}-$ tpHL $^{5}$ | PWD |  |  | 40 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tPskco/od |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xBRW |  |  |  |  |  |  |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 15 | 35 | 50 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulsewidth Distortion, $\mid t_{\text {tLH }}-$ tpHL ${ }^{5}$ | PWD |  |  | 3 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 22 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSkc }}$ |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 6 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM240xCRW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  | 8.3 | 11.1 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 90 | 120 |  | Mbps | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 | 30 | 40 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulsewidth Distortion, \|tpı-tprL| ${ }^{5}$ | PWD |  | 0.5 | 2 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 3 |  | ps/ ${ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PK }}$ |  |  | 14 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tpskco |  |  | 2 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | t Pskod |  |  | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | tPHz, tPLH |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzh, tpzL |  | 6 | 8 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{f}}$ |  |  |  |  | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 |  | ns |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CM ${ }_{\text {H }}$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{DD} 1 \mathrm{DD2} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | \| $\mathrm{CM}_{\mathrm{L}} \mid$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.2 |  | Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | ImDI(D) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.19 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | Iodi(D) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.03 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.05 |  | mA/Mbps |  |

See Notes on next page.

## NOTES

1 All voltages are relative to their respective ground.
2 Supply current values are for all four channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on page 20 . See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 14 for total $I_{D D 1}$ and $I_{D D 2}$ supply currents as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.
3 The minimum pulsewidth is the shortest pulsewidth at which the specified pulsewidth distortion is guaranteed.
4 The maximum data rate is the fastest data rate at which the specified pulsewidth distortion is guaranteed.
$5 t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{\text {Ix }}$ signal to the $50 \%$ level of the falling edge of the $V_{O x}$ signal. $t_{\text {PLH }}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{0 x}$ signal.
$6 t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that will be measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
7 Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
$8 \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate than can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
9 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See Power Consumption section on page 19 for guidance on calculating perchannel supply current for a given data rate.

## PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-Output) ${ }^{1}$ | R-O |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-Output) ${ }^{1}$ | Cl-o |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta_{\text {jci }}$ |  | 33 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta_{\text {jco }}$ |  | 28 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | at center of package underside |

NOTES
${ }_{1}$ Device considered a two-terminal device: Pins $1,2,3,4,5,6,7$, and 8 shorted together and Pins $9,10,11,12,13,14,15$, and 16 shorted together.
2 Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION (PENDING)

The ADuM240x will approved upon product release by the following organizations:
Table 5.

| UL' | CSA | $\mathrm{VDE}^{2}$ |
| :---: | :---: | :---: |
| Recognized under 1577 component recognition program ${ }^{1}$ | Approved under CSA Component Acceptance Notice \#5A | Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01² |
| Double insulation, 5000 V rms isolation voltage | Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms maximum working voltage <br> Approved per IEC 60601-1 <br> Reinforced insulation, 250 V rms maximum working voltage | Basic insulation, 848 V peak <br> Complies with DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01, DIN EN 60950 (VDE 0805):2001-12; EN 60950:2000 <br> Reinforced insulation, 565 V peak |

## NOTES

1 In accordance with UL1577, each ADuM240x is proof tested by applying an insulation test voltage $\geq 6000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ ).
2 In accordance with DIN EN 60747-5-2, each ADuM240x is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ).

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

| Parameter | Symbol | Value | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 5000 <br> 7.45 min. | V rms <br> Minimum External Air Gap (Clearance) | 1 minute duration. <br> Measured from input terminals to output terminals, <br> shortest distance through air. |
| Minimum External Tracking (Creepage) | L(I02) | 8.10 min. | mm | Measured from input terminals to output terminals, <br> shortest distance path along body. |
| Minimum Internal Gap (Internal Clearance) |  | 0.025 min. | mm | Insulation distance through insulation. <br> DIN IEC 112/VDE 0303 Part 1. |
| Tracking Resistance (Comparative Tracking Index) | CTI | III5 | V | Material Group (DIN VDE 0110, 1/89, Table 1). <br> Isolation Group |

DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS (PENDING)
Table 7.

| Description | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: |
| Installation classification per DIN VDE 0110 <br> For Rated Mains Voltage $\leq 300$ V rms <br> For Rated Mains Voltage $\leq 600 \mathrm{~V}$ rms |  | $\begin{aligned} & \text { I-IV } \\ & \text { I-III } \end{aligned}$ |  |
| Climatic Classification |  | 40/105/21 |  |
| Pollution Degree (DIN VDE 0110, Table 1) |  | 2 |  |
| Maximum Working Insulation Voltage | VIorm | 848 | $V$ peak |
| Input to Output Test Voltage, Method b1 <br> $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR, }} 100 \%$ Production Test, <br> $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\text {PR }}$ | 1590 | V peak |
| Input to Output Test Voltage, Method a <br> After Environmental Tests Subgroup 1) <br> $V_{\text {IORM }} \times 1.6=V_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{p}$ C <br> After Input and/or Safety Test Subgroup 2/3) <br> $V_{\text {Iorm }} \times 1.2=V_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{p} \mathrm{C}$ | $\mathrm{V}_{\text {PR }}$ | $\begin{aligned} & 1356 \\ & 1018 \end{aligned}$ | V peak <br> V peak |
| Highest Allowable Overvoltage (Transient Overvoltage, $\mathrm{t}_{\mathrm{TR}}=10 \mathrm{sec}$ ) | $V_{\text {TR }}$ | 6000 | $V$ peak |
| Safety-Limiting Values (Maximum value allowed in the event of a failure, also see Thermal Derating Curve, Figure 4) <br> Case Temperature <br> Side 1 Current <br> Side 2 Current | $\begin{aligned} & \mathrm{T}_{\mathrm{s}} \\ & \mathrm{I}_{\mathrm{s} 1} \\ & \mathrm{I}_{\mathrm{s} 2} \end{aligned}$ | $\begin{aligned} & 150 \\ & 265 \\ & 335 \\ & \hline \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ <br> mA <br> mA |
| Insulation Resistance at $\mathrm{T}_{5}, \mathrm{~V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.
"*" marking on packages denotes DIN EN 60747-5-2 approval for 560 V peak working voltage.


Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

## RECOMMENDED OPERATING CONDITIONS

Table 8.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1,} \mathrm{~V}_{\mathrm{DD} 2}$ | 2.7 | 5.5 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms |
| NOTE |  |  |  |  |
| 1 All voltages are relative to their respective ground. |  |  |  |  |
| See the DC Correctness and Magnetic Field Immunity section on page 19 |  |  |  |  |
| for information on immunity to external magnetic fields. |  |  |  |  | for information on immunity to external magnetic fields.

## ABSOLUTE MAXIMUM RATINGS

Table 9.

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{\text {st }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature | $\mathrm{T}_{\text {A }}$ | -40 | 105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $V_{\text {DD } 1, ~}^{1} \mathrm{~V}_{\mathrm{DD} 2}$ | -0.5 | 7.0 | V |
| Input Voltage ${ }^{1,2}$ | $\mathrm{V}_{\text {IA }}, \mathrm{V}_{\text {IB }}, \mathrm{V}_{1 C}, \mathrm{~V}_{\text {ID }}, \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2}$ | -0.5 | $V_{\text {DDI }}+0.5$ | V |
| Output Voltage ${ }^{1,2}$ | Voa, Vob, Voc, Vod | -0.5 | $\mathrm{V}_{\text {DDO }}+0.5$ | V |
| Average Output Current, Per Pin ${ }^{3}$ |  |  |  |  |
| Side 1 | lo1 | -18 | 18 | mA |
| Side 2 | lo2 | -22 | 22 | mA |
| Common-Mode Transients ${ }^{4}$ |  | -100 | +100 | kV/ $\mu \mathrm{s}$ |

## NOTES

1 All voltages are relative to their respective ground.
$2 V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of a given channel, respectively. See PC Board Layout section.
${ }^{3}$ See Figure 4 for maximum rated current values for various temperatures.
4 Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating may cause latch-up or permanent damage.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Ambient temperature $=$ $25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 10. Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IX }}$ Input ${ }^{1}$ | $\mathrm{V}_{\mathrm{Ex}}$ Input | $\mathrm{V}_{\text {DII }}$ State ${ }^{1}$ | V $\mathbf{D D O}^{\text {State }}{ }^{\text {d }}$ | Vox Output ${ }^{1}$ | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | H or NC | Powered | Powered | H |  |
| L | H or NC | Powered | Powered | L |  |
| X | L | Powered | Powered | Z |  |
| X | H or NC | Unpowered | Powered | H | Outputs returns to input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DII }}$ power restoration. |
| X | L | Unpowered | Powered | Z |  |
| X | X | Powered | Unpowered | Indeterminate | Outputs returns to input state within $1 \mu \mathrm{~s}$ of $V_{\text {DDo }}$ power restoration if $\mathrm{V}_{\mathrm{EX}}$ state is H or NC. Outputs returns to high impedance state within 8 ns of $\mathrm{V}_{\text {DDO }}$ power restoration if $\mathrm{V}_{\text {EX }}$ state is L . |

## NOTE

$1 V_{I X}$ and $V_{O X}$ refer to the input and output signals of a given channel ( $A, B, C$, or $D$ ). $V_{E X}$ refers to the output enable signal on the same side as the $V_{O X}$ outputs. $V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of the given channel, respectively.

## PIN CONFIGURATIONS AND PIN FUNCTION DESCRIPTIONS

## PIN CONFIGURATIONS



NC = NO CONNECT

Figure 5. ADuM2400 Pin Configuration


NC = NO CONNECT

Figure 6. ADuM2401 Pin Configuration


NC = NO CONNECT

Figure 7. ADuM2402 Pin Configuration

* Pins 2 and 8 are internally connected. Connecting both to $\mathrm{GND}_{1}$ is recommended. Pins 9 and 15 are internally connected. Connecting both to $\mathrm{GND}_{2}$ is recommended. Output enable Pin 10 on the ADuM2400 may be left disconnected if outputs are to be always enabled. Output enable Pins 7 and 10 on the ADuM2401/ADuM2402 may be left disconnected if outputs are to be always enabled. In noisy environments, connecting Pin 7 (for ADuM2401 and ADuM2402) and Pin 10 (for all models) to an external logic high or low is recommended.


## ADuM2400/ADuM2401/ADuM2402

## PIN FUNCTION DESCRIPTIONS

Table 11. ADuM2400 Pin Function Descriptions

| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply voltage for isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 3 | $V_{\text {IA }}$ | Logic input A. |
| 4 | $V_{\text {IB }}$ | Logic input B. |
| 5 | VIC | Logic input C. |
| 6 | VID | Logic input D. |
| 7 | NC | No Connect. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output enable 2. Active high logic input. $\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\text {OB, }}$, $V_{O c}$, and $V_{O D}$ outputs are enabled when $V_{E 2}$ is high or disconnected. VOA, $^{\circ} \mathrm{V}_{\mathrm{OB}}, \mathrm{V}_{\mathrm{Oc}}$, and $\mathrm{V}_{\text {OD }}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 2}$ is low. |
| 11 | $\mathrm{V}_{\text {OD }}$ | Logic output D. |
| 12 | Voc | Logic output C. |
| 13 | $\mathrm{V}_{\text {OB }}$ | Logic output B. |
| 14 | $\mathrm{V}_{\mathrm{OA}}$ | Logic output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply voltage for isolator Side 2, 2.7 V to 5.5 V. |


| Pin No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | $V_{\text {DD1 }}$ | Supply voltage for isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 3 | $V_{\text {IA }}$ | Logic input A. |
| 4 | $V_{\text {IB }}$ | Logic input B. |
| 5 | $\mathrm{V}_{\text {oc }}$ | Logic output C. |
| 6 | $\mathrm{V}_{\text {OD }}$ | Logic output D. |
| 7 | $V_{E 1}$ | Output enable 1. Active high logic input. Voc and $V_{O D}$ outputs are enabled when $V_{E 1}$ is high or disconnected. $\mathrm{V}_{\text {OC }}$ and $\mathrm{V}_{O D}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 1}$ is low. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output enable 2. Active high logic input. V OA and $V_{O B}$ outputs are enabled when $V_{E 2}$ is high or disconnected. $V_{O A}$ and $V_{O B}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 2}$ is low. |
| 11 | $V_{\text {ID }}$ | Logic input D. |
| 12 | VIC | Logic input C. |
| 13 | $\mathrm{V}_{\text {ов }}$ | Logic output B. |
| 14 | VoA | Logic output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 16 | VDD2 | Supply voltage for isolator Side 2, 2.7 V to 5.5 V. |

Table 12. ADuM2401 Pin Function Descriptions

| Pin <br> No. | Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{DD} 1}$ | Supply voltage for isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 3 | $\mathrm{V}_{\text {IA }}$ | Logic input A. |
| 4 | $V_{\text {IB }}$ | Logic input B. |
| 5 | $V_{\text {IC }}$ | Logic input C. |
| 6 | $\mathrm{V}_{\text {OD }}$ | Logic output D. |
| 7 | $V_{E 1}$ | Output enable 1. Active high logic input. Vodoutput is enabled when $\mathrm{V}_{\mathrm{E} 1}$ is high or disconnected. $\mathrm{V}_{\mathrm{od}}$ is disabled when $\mathrm{V}_{\mathrm{E} 1}$ is low. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 10 | $\mathrm{V}_{\mathrm{E} 2}$ | Output enable 2. Active high logic input. $\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}$, and $\mathrm{V}_{\text {oc }}$ outputs are enabled when $\mathrm{V}_{\mathrm{E} 2}$ is high or disconnected. $\mathrm{V}_{\text {OA, }}, V_{O B}$, and $V_{\text {oc }}$ outputs are disabled when $\mathrm{V}_{\mathrm{E} 2}$ is low. |
| 11 | $\mathrm{V}_{10}$ | Logic input D. |
| 12 | $\mathrm{V}_{\text {oc }}$ | Logic output C. |
| 13 | $\mathrm{V}_{\text {ов }}$ | Logic output B. |
| 14 | $\mathrm{V}_{\mathrm{OA}}$ | Logic output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply voltage for isolator Side 1, 2.7 V to 5.5 V. |

## Preliminary Technical Data

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation


Figure 9. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)


Figure 10. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)


Figure 11. Typical ADuM2400 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 12. Typical ADuM2400 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 13. Typical ADuM2401 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 14. Typical ADuM2401 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 15. Typical ADuM2402 VDD1 or VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 16. Propagation Delay vs. Temperature, C Grade.

## APPLICATION INFORMATION

## PC BOARD LAYOUT

The ADuM240x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (Figure 17). Bypass capacitors are most conveniently connected between Pins 1 and 2 for $V_{\text {DD1 }}$ and between Pins 15 and 16 for $\mathrm{V}_{\mathrm{DD} 2}$. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm . Bypassing between Pins 1 and 8 and between Pins 9 and 16 should also be considered unless the ground pair on each package side are connected close to the package.


Figure 17. Recommended Printed Circuit Board Layout
In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the device's Absolute Maximum Ratings, thereby leading to latch-up or permanent damage.

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high.


Figure 18. Propagation Delay Parameters

Pulsewidth distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs among channels within a single ADuM240x component.

Propagation delay skew refers to the maximum amount the propagation delay differs among multiple ADuM240x components operated under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent via the transformer to the decoder. The decoder is bistable and is therefore either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than $2 \mu \mathrm{~s}$, a periodic set of "refresh" pulses indicative of the correct input state are sent to ensure "dc correctness" at the output. If the decoder receives no pulses for more than about $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 10) by the watchdog timer circuit.

The limitation on the ADuM240x's magnetic field immunity is set by the condition in which induced voltage in the transformer's "receiving" coil is sufficiently large to either falsely set or reset the decoder. The analysis below defines the conditions under which this may occur. The 3 V operating condition of the ADuM240x is examined as it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at about 0.5 V , therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the "receiving" coil is given by:

$$
V=(-d \beta / d t) \sum \Pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is magnetic flux density (gauss)
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil ( cm ).
Given the geometry of the receiving coil in the ADuM240x and an imposed requirement that the induced voltage be at most $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in below in Figure 19.


Figure 19. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and will not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst case polarity) it would reduce the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V -still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM240x transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM240x is extremely immune and can be affected only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM240x to affect the component's operation.


Figure 20. Maximum Allowable Current for Various Current-to-ADuM240x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM240x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by:

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I(D)} \times\left(2 f-f_{r}\right)+I_{D D I(Q)} & \mathrm{f}>0.5 f_{r}
\end{array}
$$

For each output channel, the supply current is given by:

$$
\begin{array}{rr}
I_{D D O}=I_{D D O(Q)} & f \leq 0.5 f_{r} \\
I_{D D O}=\left(I_{D D O(D)}+\left(0.5 \times 10^{-3} \times C_{L} V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} f>0.5 f_{r}\right.
\end{array}
$$

where:
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage $(\mathrm{V})$.
$f$ is the input logic signal frequency ( MHz , half of the input data rate, NRZ signaling).
$f_{r}$ is the input stage refresh rate (Mbps).
$I_{D D I(Q)}, I_{D D O(Q)}$ are the specified input and output quiescent supply currents ( mA ).

To calculate the total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current, the supply currents for each input and output channel corresponding to $I_{D D 1}$ and $I_{D D 2}$ are calculated and totaled. Figure 8 and Figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides perchannel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 14 provide total $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current as a function of data rate for ADuM2400/ADuM2401/ADuM2402 channel configurations.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 21. 16-Lead Standard Small Outline Package [SOIC]— Wide Body (RW-16)

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## WARNING! <br> जिताif <br> esd sensitive device

ORDERING GUIDE

| Model | Number of Inputs, $\mathrm{V}_{\mathrm{DD} 1}$ Side | Number of Inputs, $V_{D D 2}$ Side | Maximum Data Rate (Mbps) | Maximum Propagation Delay, 5 V (ns) | Maximum Pulsewidth Distortion (ns) | Channel-toChannel Matching, Co-Directional Channels (ns) | Package Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM2400ARWZ* | 4 | 0 | 1 | 100 | 40 | 40 | 16-Lead Wide Body SOIC, Pb-Free |
| ADuM2400BRWZ* | 4 | 0 | 10 | 50 | 3 | 3 | 16-Lead Wide Body SOIC, Pb-Free |
| ADuM2400CRWZ* | 4 | 0 | 100 | 32 | 2 | 2 | 16-Lead Wide Body SOIC, Pb-Free |
| ADuM2401ARWZ* | 3 | 1 | 1 | 100 | 40 | 40 | 16-Lead Wide Body SOIC, Pb-Free |
| ADuM2401BRWZ* | 3 | 1 | 10 | 50 | 3 | 3 | 16-Lead Wide Body SOIC, Pb-Free |
| ADuM2401CRWZ* | 3 | 1 | 100 | 32 | 2 | 2 | 16-Lead Wide Body SOIC, Pb-Free |
| ADuM2402ARWZ* | 2 | 2 | 1 | 100 | 40 | 40 | 16-Lead Wide Body SOIC, Pb-Free |
| ADuM2402BRWZ* | 2 | 2 | 10 | 50 | 3 | 3 | 16-Lead Wide Body SOIC, Pb-Free |
| ADuM2402CRWZ* | 2 | 2 | 100 | 32 | 2 | 2 | 16-Lead Wide Body SOIC, Pb-Free |

[^1]NOTES

## NOTES

This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.


[^0]:    See Notes on next page.

[^1]:    *Tape and Reel is available. The addition of an "-RL" suffix designates a 13" (1000 units) tape and reel option.

